




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 3 : G09G 1/28	A1	(11) International Publication Number: WO 84/ 00237 (43) International Publication Date: 19 January 1984 (19.01.84)
---	----	--

(21) International Application Number: PCT/US83/00044 (22) International Filing Date: 12 January 1983 (12.01.83) (31) Priority Application Number: 392,001 (32) Priority Date: 25 June 1982 (25.06.82) (33) Priority Country: JP	(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), JP, LU (European patent), NL (European patent), SE (European patent). Published <i>With international search report.</i>
(71) Applicant: WESTERN ELECTRIC COMPANY, INC. [US/US]; 222 Broadway, New York, NY 10038 (US). (72) Inventors: BROWN, James, Walter ; 37 East 38 Street, Apt. 11, Indianapolis, IN 46205 (US). STODDARD, William, Sanford ; 4240 Rue La Blanc, Apt. 2A, Indianapolis, IN 46226 (US). (74) Agents: HIRSCH, A., E., Jr. et al.; Post Office Box 901, Princeton, NJ 08540 (US).	

(54) Title: VIDEO OVERLAY SYSTEM HAVING INTERACTIVE COLOR ADDRESSING



(57) Abstract

Apparatus and method for selecting colors for presentation in a display device such as a CRT. The apparatus includes a pair of video memories (101, 102) that store picture element (pixel) data for presentation at the same location of the display device. A color map (104), or video look-up table, stores digitally encoded colors that are provided at its output in response to a digital input address. The digital input address is partitioned into several portions. Pixel data from the first video memory supplies one portion of the digital address while pixel data from the second video memory supplies another. Neither video memory has priority in selecting the color presented on the video display although the color map is programmable to give effective priority to either one. The digital address is further partitioned into a third portion to thereby define the color map as a plurality of segments. A data processor selects which segment of the color map is to be addressed by the video memories thereby changing priority and/or color palettes without alteration of the pixel data or the need to reprogram a segment of the color map.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	LI	Liechtenstein
AU	Australia	LK	Sri Lanka
BE	Belgium	LU	Luxembourg
BR	Brazil	MC	Monaco
CF	Central African Republic	MG	Madagascar
CG	Congo	MR	Mauritania
CH	Switzerland	MW	Malawi
CM	Cameroon	NL	Netherlands
DE	Germany, Federal Republic of	NO	Norway
DK	Denmark	RO	Romania
FI	Finland	SE	Sweden
FR	France	SN	Senegal
GA	Gabon	SU	Soviet Union
GB	United Kingdom	TD	Chad
HU	Hungary	TG	Togo
JP	Japan	US	United States of America
KP	Democratic People's Republic of Korea		

Video Overlay System
Having Interactive
Color Addressing

Field of the Invention

5 This invention relates to visual display communication systems and, more particularly, to a method and apparatus for controlling the display of stored images.

Background of the Invention

10 The use of a home television set has grown dramatically in recent years. Not only does it display real life images in full color and motion, but the current popularity of interactive video games and personal computers has created a large demand for computer generated images having color and motion also. These computer 15 generated images are "built" from a large number of picture elements (pixels) having various colors. They are stored as binary digits in a so-called "video memory" and periodically retrieved from memory to refresh a picture on the television set.

20 In a two-dimensional visual display apparatus, such as a television set, it is desirable to create the effect of a third dimension whereby various images exist in different planes. The problem is made more complex when individual images are animated or otherwise required to 25 move in front of some images yet behind others. In the prior art there are disclosed a number of methods for overlaying video images to thereby generate a three-dimensional effect.

One such method is disclosed in U. S. Patent 30 4,317,114 issued on February 23, 1982 to J. T. Walker. In this patent there is disclosed a plurality (n) of memories for superpositioning images over a host image. There are as many individual video memories as there are image planes, and pixels are given priority according to the 35 particular video memory in which they are stored. Prioritization according to storage location is thus the



vehicle for determining which image will overlay a competing image. Such a system minimizes the processing complexity associated with prioritization while increasing the required hardware.

5 Another method for providing various image planes stores all pixels within a single memory; however when it is desired to display one or more objects in motion, the processing complexity and real-time consumption increases substantially.

10 It is therefore an object of the present invention to provide a video display technique in which images can be displayed in various planes and thereby portray depth in such displays.

15 It is another object of the present invention to modify the content and number of image planes without modification to the stored image data or to the hardware configuration.

20 It is yet another object of the invention to minimize the number of video memories required to generate the various image planes.

Summary of the Invention

The present invention discloses first and second video memories storing pixel data for display on a CRT device. The pixel data comprises the address of a color 25 stored in another memory known as a color map which is broken down into individual cells, each containing a plurality of colors. The color ultimately displayed on the CRT is chosen by having the first video memory select the cell address and the second video memory select the color 30 address within the cell. Neither video memory has priority over the other in selecting a color; rather the manner in which the color map is programmed determines the priority of display. Reprogramming a color map is readily achieved by software means in a time interval shorter than vertical 35 retrace.



It is a feature of this invention that it advantageously allows a user who would create a graphic display having movement to store moving images in one of the video memories and to store stationary images in the 5 other, thereby simplifying the algorithm used to create movement.

It is another feature of this invention that the color map may be periodically reprogrammed, independent of the video memory and without hardware change, in a manner 10 that changes the priority of display so that images that once were in the foreground are now in the background and vice versa.

It is yet another feature that more than two image planes may be created in a system having only two 15 video memories.

These and other objects and features of the present invention will be apparent from the following detailed description in conjunction with the accompanying drawings.

20 Brief Description of the Drawing

FIG. 1 is a block diagram of a video overlay system in accordance with the principles of the present invention;

25 FIG. 2 is a block diagram illustrating the operation of a video memory such as used in connection with the present invention;

FIG. 3 discloses a multiplexer and color map, such as used in the present invention, showing their detailed structure and interconnection;

30 FIG. 4 illustrates a segment of the color map with various colors programmed in accordance with the invention such that in conjunction with Figure 6 it illustrates a moon passing in front of a planet;

FIG. 5 illustrates a segment of the color map 35 with various colors programmed in accordance with the invention such that in conjunction with Figure 6 causes the moon to pass behind the planet;



FIG. 6 is a pictorial representation of the priority and animation problems solved by the principles of the present invention; it illustratively shows a moon passing in front of a planet against a background of stars.

5 Detailed Description

Figure 1 discloses a block diagram of an illustrative embodiment of a video overlay system capable of providing more than two image planes of display with only two video memories. Video memories 101 and 102, also 10 designated as video memories 1 and 2, have substantially identical configurations and are shown in greater detail by Figure 2. Each video memory stores a sufficient number of picture elements (pixels) to provide a full picture frame of display for a CRT device. An array of 256 x 256 pixels 15 may be stored, although the typical aspect ratio of 4:3 would require less than 200 pixels of vertical resolution for 256 pixels of horizontal resolution. In this embodiment however, a maximum of 240 rows of pixels are displayed at one time due to the constraints of the NTSC 20 display format.

Each of the pixels represents a particular color, selectable from a palette of available colors. Here, each pixel is represented by 4 binary digits thereby providing a selection from among 16 different colors. Video memories 25 101 and 102 are each capable of storing a full frame of picture information built from picture elements of 16 different colors.

Video memory 101 provides a 4-bit wide output signal, at the pixel rate, over leads designated 120. 30 Similarly, video memory 102 provides a 4-bit wide output signal at the pixel rate over leads designated 121. These 4-bit signals are transmitted in a synchronous manner whereby pixels competing for the same location of the video frame are simultaneously presented to multiplexer 103. It 35 is the relatively simple manner in which priority is given to one or the other of these 4-bit signals that best illustrates the advantages of the present invention.



Video memories 101 and 102 contain address generators that are synchronized by signals from timing generator 110 and made available to all using devices over lines 129. Here, only the video memories are shown connected to the timing generator. Timing generator 110 provides clock signals at the pixel rate (6.14 MHz), and twice the pixel rate (12.27 MHz). Timing generator 110 also provides horizontal drive and vertical active display signals for the purpose of synchronizing the scanning of the stored information in the two video memories and to define the interval of active display.

Color map 104 is responsive to a 10-bit wide word from line 124 to address one of 1024 possible storage locations containing color information. Each storage location contains a 16-bit word that defines a particular color in terms of its red, green, and blue components. Five bits are used to define the red component, 6 bits are used to define the green component, and 5 bits are used to define the blue component. It is possible to display a maximum of 65,536 different colors with such a 16-bit word although each video memory may only select one of 16 predetermined colors. Naturally, the color map may be reprogrammed to provide a different palette of 16 colors; the manner in which programming occurs is now outlined.

Processor bus 123, shown in Figure 1, is available to all devices, although for the sake of functional clarity all connections are not shown. It is understood that each board connected to processor bus 123, does so by way of a bus interface circuit (see e.g., processor bus interface 202 discussed in connection with Figure 2). Such a bus structure allows microprocessor 112 to communicate with any one of the boards using a common set of wires. In the present invention, the processor bus provides 20 address lines for addressing memory locations and I/O ports thereby allowing for 1 Mbyte total addressing space. In addition to the 20 address lines, processor bus 123 includes 16 data lines.



Color map 104 is programmed in response to a WRITE ENABLE command generated by microprocessor 112 and transmitted over the processor bus. For clarity, this signal is shown separately on lead 130. During this 5 "write" mode, information stored in random access memory 111 or microprocessor 112 is delivered to color map 104 via processor bus 123 through bidirectional buffer 113 and leads 125. Buffer 113 isolates processor bus 123 from the output signals of color map 104. During the "write" mode, 10 the binary data (16-bits wide) on leads 125 are stored at an address in color map 104 designated by the binary data (10-bits wide) on leads 122. Multiplexer 103 provides the function of passing either the map address designated by video memories 101 and 102 for display purposes, or the map 15 address designated by random access memory 111 for programming purposes. It will hereinafter be shown that only small portions of the color map need to be reprogrammed in order to change priorities. Indeed, programming the entire color map requires only the time 20 interval during vertical retrace. It will further be shown that when the storage devoted to the color map is large enough, it is possible to select from among a plurality of maps to effect new priorities rather than reprogram an existing color map.

25 Information emanating from color map 104 over leads 125 is buffered by latch 105 which performs a sample-and-hold operation on the 16-bit parallel word. The parallel word comprises a red component present on leads 126, a green component present at leads 127, and a blue 30 component present at leads 128. These components are encoded as a binary digital number and are converted to analog voltage levels by digital-to-analog (D/A) converters 107, 108 and 109 respectively.

By way of a brief summary then, video memories 35 101 and 102 each store full frames of picture data. These data are but addresses in a programmable color map 104. Microprocessor 112 in cooperation with random access memory



111 and multiplexer 103 control the contents of color map 104. Binary data emanating from the color map is buffered by latch 105 and converted to analog voltage levels through D/A converters 107, 108 and 109. Control information is 5 made available to all devices over processor bus 123.

Timing generator 110 is the distributor of pixel clock, horizontal, and vertical timing signals, and is responsive to control information from microprocessor 112 for the synchronization of same.

10 A number of the devices used in constructing the invention are commercially available without further modification. Acceptable devices include the Intel 8086 microprocessor, the Analog Devices DAC-08EQ digital-to-analog converter, and the Intel Multibus for which detailed 15 information regarding its operation is readily available. The more important blocks of Figure 1 with respect to the invention include video memories 101 and 102, multiplexer 103 and color map 104. These devices are hereinafter discussed individually and in greater detail.

20 Figure 2 discloses video memory 102 which has the same configuration as video memory 101. Each video memory provides digital storage capability for an image comprising 256 x 256 pixels, each pixel comprising 4 binary digits. The number of displayed pixel rows is limited to 240 in a 25 non-interlaced NTSC display system. Each video memory provides a 4-bit wide output at the pixel rate.

Processor bus interface 202 accepts timing information and handles all interaction with microprocessor 112 of Figure 1. Bidirectional leads 220 interconnect 30 processor bus interface 202 and processor bus 123. Address information for programming video storage 206 with pixel data is transferred over leads 220 to processor bus interface 202, over leads 224 to address multiplexer 203, and finally over leads 225 to video storage 206. The 35 actual pixel data is transferred to video storage 206 over leads 226 and 228 from processor bus interface 202.

Processor bus interface 202 includes a plurality of address



decoders (Intel type 3205 are deemed acceptable) for recognizing data on the bus intended for a particular video memory. Data from video storage 206 may be transferred through latch 205 and interface 202 to the processor bus.

5 More detailed information on an acceptable processor bus interface may be found in Intel Application Note AP-28A, January, 1979 entitled "Intel Multibus Interfacing."

Address generator 201 receives control and timing information from memory controller 204 and from processor 10 bus interface 202 over lines 221. This information includes signals for synchronizing horizontal and vertical counters as well as horizontal and vertical scroll 15 registers. Address generator 201 performs the overall function of sequentially addressing pixels in video storage 206 for display in the manner consistent with conventional CRT scanning techniques. During display, the addresses that emanate from generator 201 over lines 223 pass directly through address multiplexer 203 and lines 225 into video storage 206. However, when it is desirable to write 20 new information into video storage 206, address data is supplied from processor bus interface 202 over a path that includes lines 224 and 225 in order to select the proper location in video storage 206. The new information to be written into video storage 206 is supplied over 25 bidirectional lines 226 and 228.

Video storage 206 is a Dynamic Random Access Memory (DRAM) used to store encoded pixel data.

Approximately 32 kilobytes of memory are needed to store 256 x 256 pixels, each 4-bits wide. These pixels are 30 addressed in groups of 4 (i.e., 16 bits at a time) with pairs of 7-bit addresses presented on line 225. The first 7-bit address of the pair is used to select a row while the second 7-bit address is used to select a column. These rows and columns do not represent the rows and columns of 35 the CRT display.



The 16-bit wide output of video storage DRAM 206, present on leads 227, is stored in latch 205 and made available to processor bus interface 202 over leads 226 so that microprocessor 112 can examine the contents of DRAM 206. DRAMs of a type designated MK4332D-3, manufactured by Mostek, are acceptable in this application.

Pixel output circuit 207 operates substantially as a parallel to serial converter in that it accepts 16-bit wide data on input 227 and converts it into four 4-bit output groups to be presented one at a time on output 121. Control signals for this operation are supplied by memory controller 204.

Memory controller 204 is responsive to timing and control signals received on input leads 129 and 222. Received signals include: pixel clock, 2X pixel clock, horizontal drive, and vertical active display. Memory controller 204 generates the timing signals required for operation of the dynamic RAMs and provides control signals to the other blocks shown in Figure 2.

Figure 3 discloses, in greater detail, the multiplexer and color map of Figure 1. Address data entering multiplexer 103 is selectively applied to color map 104. Once selected, color map 104 provides a 16-bit output signal on leads 125 representing a particular color.

Multiplexer 103 selects one 10-bit address to be presented to color map 104. The 10-bit address either comes substantially from video memories 101 and 102 or from processor bus 123 depending on a state of the map select signal. During active display, the video memory signals are used to address the color map; during a time when the color map is being programmed, the processor bus signals are used to address the color map. Multiplexer 103 includes selectors 302, 303 and 304 for which an acceptable device is the 74LS157, commercially available from several manufacturers under the same basic code. Selectors 302 and 304 are sufficient to fully handle the 8 bits of data provided by video memories 101 and 102. Selector 303



delivers an extra 2 bits of address data to provide a total of 10 bits with which to address the color map. Ten bits is a convenient address size for commercially available 1024 by 4 bit RAMs such as are utilized in color map 104.

5 In the present embodiment of the invention, color map 104 is divided into 4 segments. Within each segment the 8-bit address supplied by video memories 101 and 102 selects a unique location. The 2-bit address entering selector 303 determines which of the 4 segments within 10 color map 104 will be used. This 2-bit address is supplied by microprocessor 112 over processor bus 123. During display, the segment address is maintained in latch 301 and delivered to color map 104 through selector 303. During the "write" mode, the map select signal enables another 15 pair of address leads entering selector 303 (also from the microprocessor) to be delivered to color map 104. This feature not only provides different palettes but, as will be shown hereinafter, when properly programmed can instantly provide different priority for the various images 20 stored in the video memories. Figures 4 and 5 illustrate how an individual segment of the color map may be programmed to achieve different priorities. Since the illustrative embodiment discloses a four segment color map, it is the designer's option to either store segments 25 individually or to reprogram one when different image priorities are desired.

Color map 104 of Figure 3 comprises static RAMs 305, 306, 307, and 308 each storing 1024 4-bit words. The 10-bit address provided by multiplexer 103 selects one of 30 the 1024 possible locations in each RAM. Responsive to the particular input address, each of the RAMs delivers a 4-bit wide output signal. The RAMs in parallel combination therefore provide a 16-bit wide output signal on leads 125 representing a particular color. The operation of color 35 map 104 and the manner in which it controls priorities may be more easily understood by considering one segment of the map and how video memories 101 and 102 advantageously



interact to address it. Figures 4 and 5 each disclose one segment of color map 104 programmed in a slightly different manner to achieve different priorities. Figure 5 may represent a different segment of a color map or a 5 reprogrammed version of the segment illustrated in Figure 4. Before a specific example of programming is considered however, an understanding of how a segment is programmed and addressed is needed.

Figure 4 discloses segment 401 of color map 104 10 which is subdivided into 16 cells having addresses 0-15. Cell 402 whose address is "0" and cell 403 whose address is "N" ($N = 9, 11$) are illustrated in detail. Note that each cell is subdivided into 16 color addresses 0-15. For example, the color green is stored at color address 6 of 15 cell address 0. Note also that cell 403 is illustratively programmed to store all the same color, C_N , at cell addresses 9 and 11.

In the present invention video memories 101 and 102 do not store colors per se to represent pixels; rather, 20 these video memories store color addresses while the colors themselves are stored in color map 104. Video memory 101 contains 4 bits for each pixel of data; and these 4 bits are utilized to select a particular cell address. Video memory 102 also contains 4 bits for each pixel of data; but 25 these 4 bits are utilized to select a particular color address. Thus, neither video memory has priority over the other in selecting a color unless the color map is programmed to allow it. For example, if all colors at a particular cell address are identical, then video memory 30 101 is the only relevant input for color selection. On the other hand, if the colors at a particular color address in all cells are identical, then video memory 102 is the only relevant input for color selection. Thus, by utilizing one video memory for cell addresses and the other for color 35 addresses, priority of display becomes a function of color map programming. It is noted that although the color map is defined in terms of cell and color addresses, it may be



similarly defined as a two-dimensional array in terms of column and row addresses. A specific example of the manner in which the color map may be programmed to achieve a desired arrangement of priorities is discussed below.

5 Figure 6 illustrates a moon 601 passing in front of a planet 600 against a backdrop of stars 602. Information regarding the size and shape of moon 601 is stored in video memory 2 and information regarding the size and shape of planet 600 and stars 602 is stored in video 10 memory 1. This is a convenient way to partition the information because it is desirable to display the movement of the moon around the planet. Since the moon is the only object stored in video memory 2, the algorithm required to move the moon in an x-y plane is trivial. It is only 15 necessary to reorder the priority of display as between the moon and the planet at various times in order to create the illusion of depth in the two-dimensional display system.

As has been stated previously, each picture element stored in video memory 2 represents a cell address 20 (not a color address). In order to have the moon pass in front of the planet, every location within cell address 9 and cell address 11 of the color map is loaded with the same color. If for example, the moon were to be yellow on top and green on the bottom, then the color map would have 25 cell address 11 completely loaded with the color yellow and cell address 9 completely loaded with the color green. Note the intersection of the moon and the planet in Figure 6. At this intersection, video memory 2 is requesting cell address 11 and video memory 1 is requesting 30 color address 6. Since all the colors in cell address 11 are yellow, then yellow will be the displayed color.

Referring to cell addresses 9 and 11 (shown as block 403) in Figure 4, all color addresses (0-15) are encoded with the same binary digits and illustratively 35 represent the colors green and yellow respectively. The remaining portions of video memory 2 are encoded to be transparent. This is achieved, for the purpose of



illustration, by assigning address 0, in video memory 2 to all picture elements other than those associated with the moon. In Figure 4, cell address 0 (shown as block 402) contains up to 16 different color addresses which are selected in accordance with the contents of video memory 1. Cell address 0 is thus encoded with colors for images stored in video memory 1. Other cells, such as 3, 5, 7 etc. may similarly be encoded with colors for images stored in video memory 1, but with a completely different selection of colors.

After the moon has completed that portion of its movement in front of planet 600 it is desirable to now have it pass behind the planet. There are several ways that this can be achieved - the most obvious of which might be to transfer the planet data from video memory 1 into video memory 2; transfer the moon data from video memory 2 into video memory 1; and repeat the above described technique of loading cell addresses 2, 6, and 4 completely with the planet's colors. If, however, it is desirable to keep moving objects in video memory 2 for programming ease, then another color map loading technique is appropriate and described below.

With the picture element data describing the moon in video memory 2, the color map is reconfigured as shown in Figure 5. Color map 501 is shown as having 16 cells each of which may be programmed to contain a plurality of colors. Typical cell "N" is illustrated in block 502 having 16 possible colors. As before, video memory 2 contains image data for the moon and the stored picture element data represents a cell address. For the moon to now pass behind the planet, priority needs to be given to picture element information stored in video memory 1 which contains the so-called "background" image data. Thus, when video memory 2 specifies a particular cell, and that cell only contains color data for video memory 1 images, then video memory 1 effectively has priority. As shown in blocks 502 and 503, planet colors blue, orange and green



are respectively loaded into color addresses 2, 4 and 6 of all cells.

Transparent pixels of video memory 1 are encoded as color address 0. In order to give the moon priority over such transparent pixels, the moon's colors are stored at color address 0 in all cells. In a similar manner the transparent pixels of video memory 2 are encoded as cell address 0. When both video memories are calling for address 0, the color black is displayed. This is achieved by loading cell address 0, color address 0 with all zeros which represents the color black. Some other color could be displayed instead of black, if desired.

It is finally of interest to have the moon go behind the planet yet stay in front of the stars. To accomplish this it is only necessary to make a minor adjustment to the color map. This adjustment is illustrated in blocks 502 and 503 of Figure 5. The stars are displayed with the color white which is initially loaded into color address 10 of all cells as shown in block 20 502. However, in order to give priority of display to the moon at picture element locations where it overlays a star, it is necessary to replace the star's image with the moon's image at those color addresses where there is contention. Since the moon's colors are required only when cell 9 or 11 is addressed and the star's color is stored only at color address 10; then by loading the color green (bottom of moon) into color address 10 of cell 9, and loading the color yellow (top of moon) into color address 10 of cell address 11, any contention between the moon and stars will 30 be resolved in favor of the moon.

Three planes of image data are thus illustrated in the example video display of Figure 6. Clearly more are possible, but the maximum number depends on the number of colors used in the various image planes. In this fairly simple example, the only changes required to rearrange the relative priorities of the moon and the planet are at color address 2, 4 and 6 of cell addresses 9 and 11. These six



locations of the color map may be reprogrammed in a very short time interval. Of equal importance is the fact that the storage required for the new priority information is minimal.



What is claimed is:

1. A digital image display system including first and second video memories for storing picture element data that define colors at specific locations in a video display, and means for simultaneously accessing picture element data from each video memory for display at the same specific location of the video display

CHARACTERIZED BY:

10 colors in response to a digital input address, said digital input address comprising at least two portions;

means interconnecting the output of the first video memory and the input to the color map such that the picture element data of the first video memory becomes one 15 portion of said digital input address; and

means interconnecting the output of the second video memory and the input to the color map such that the picture element data of the second video memory becomes another portion of said digital input address.

20 2. The digital image display system according to claim 1 wherein the first video memory stores picture element data for stationary images and the second video memory stores picture element data for movable images.

25 3. The digital image display system according to claim 1 wherein said color map comprises a plurality of locations each having a particular color address and storing a digitally encoded color, said locations being grouped into cells, each having a particular cell address

FURTHER CHARACTERIZED IN THAT:

30 said one portion of the digital input address corresponds to the cell address; and

35 said another portion of the digital input address corresponds to the color address.

4. The digital image display system according to claim 1 wherein the digital input address includes a third portion



FURTHER CHARACTERIZED BY:

color palette selection means having a selection signal for selecting one of a plurality of color palettes; and

5 means interconnecting the color palette selector and the color map such that the palette selection signal becomes the third portion of the digital input address, whereby the set of displayed colors are changeable without modification to the picture element data or the color map.

10 5. Apparatus for selecting one of a plurality of colors stored in a look-up table for display on a video raster, including processor means and means for storing picture element data, said look-up table comprising a plurality of memory sectors, each of which contains a plurality of addressable locations for storing digitally 15 encoded colors

CHARACTERIZED BY:

means interconnecting the processor and the look-up table for the selection of a particular memory 20 sector containing a set of colors to be displayed on the video raster; and

means interconnecting the picture element data storing means and the look-up table, said stored picture element data being used as the address of a specific 25 location within the particular memory sector.

6. Apparatus according to claim 5 wherein the means for storing picture element data comprises first and second video memories, and wherein the memory sectors of the look-up table are subdivided into addressable cells


30 FURTHER CHARACTERIZED BY:

means responsive to the picture element data of said first video memory for addressing a particular cell within the memory sector; and

35 means responsive to picture element data of said second video memory for addressing a location within the particular cell.



FIG. 1



2/5

FIG. 2






FIG. 3




3/5


FIG. 4



4/5

FIG. 5





INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 83/00044

I. CLASSIFICATION OF SUBJECT MATTER (If several classification symbols apply, indicate all) ³

According to International Patent Classification (IPC) or to both National Classification and IPC

³
IPC: G 09 G 1/28

II. FIELDS SEARCHED

Minimum Documentation Searched ⁴

Classification System	Classification Symbols
IPC ³	G 09 G 1/28

Documentation Searched other than Minimum Documentation
to the Extent that such Documents are Included in the Fields Searched ⁵

III. DOCUMENTS CONSIDERED TO BE RELEVANT ¹⁴

Category ⁶	Citation of Document, ¹⁵ with indication, where appropriate, of the relevant passages ¹⁷	Relevant to Claim No. ¹⁸
A	I.S.A. Transactions, volume 19, no. 2, 1980 Pittsburgh (US) D.M.Darsey: "Color Graphic Controls for the Solar Central Receiver Test Facility", pages 65-74; see figures 5,6; page 68, left-hand column, line 15 to page 69, left-hand column, line 13 --	1
A	IBM Technical Disclosure Bulletin, volume 16, no. 7, December 1973, New York (US) C.A. Belady and C.J.Evangelisti: "Dynamic Picture Overlay with TV Raster Scan", pages 2154-2155, see figure, page 2154, lines 1-14 -----	2

* Special categories of cited documents: ¹⁶

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

IV. CERTIFICATION

Date of the Actual Completion of the International Search ¹⁹

29th April 1983

Date of Mailing of this International Search Report ²⁰

18 MAI 1983

International Searching Authority ²¹

EUROPEAN PATENT OFFICE

Signature of Authorized Officer ²²

G. L. M. *[Signature]*
G. L. M. *[Signature]*